Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Silicon Labs/Series1/EFM32GG11B/EFM32GG11B320F2048GQ100/ETM/ETMISCIN#0x0
Integration Test Miscellaneous Inputs Register
EXTIN Value
Core Halt
https://github.com/cmsis-svd/cmsis-svd-data